搜索资源列表
SUANSHUJISUAN
- 通过verilog hdl实现加法器乘法器,除法器的设计-Achieved through verilog hdl adder multiplier, divider design
a
- 用verilog实现除法器,调用了ip核,不仅有源代码,还有测试程序的时序编写-verilog ise divider
zs
- 基于fpga的数字频率计,verilog编写,可修改闸门宽度0.1s/1s/10s,可测频率1hz~1mhz,包含整个工程,内部分频模块为了仿真方便改小了,后面注释为50mhz晶振下的分频值,可根据需要自行修改-Fpga-based digital frequency meter, verilog prepared to modify the gate width 0.1s/1s/10s, measurable frequency 1hz ~ 1mhz, contains the entire
fenpin5
- 用verilog语言实现的分频器,开发环境是Quartus2 7.2版本-Divider using verilog achieve
FREQMODN
- 描述在verilog中除頻電路的verilog代碼-Described in verilog verilog code divider circuit
signed_integer_divider_latest.tar
- VERILOG IMPLEMENTATION OF SIGNED INTEGER DIVIDER
xiaoshu
- 基于Verilog的小数分频,带testbench,可直接modelsim仿真-Verilog-based fractional divider with testbench, modelsim simulation can be directly
div_clk
- verilog实现任意时钟分频,简单明了,打开modelsim-change directroy-do sim .do 即可-Achieve any clock divider, simple, open modelsim-change directroy-do sim. Do to
half_clk
- 此为用Verilog编写的1/2分频器,用以将信号的频率变为原来的2被-This is written using Verilog 1/2 frequency divider for the frequency of the signal into the original two were
fenpin
- 这是一个二进制的最简单分频器,是一个简短的fpga代码,用verilog书写-This is the most simple of a binary frequency divider, the fpga is a short code, written in verilog
FPGA_Divider
- 本源码是用verilog语言编写的FPGA的除法器和74LS138及D触发器模块。-The source code is written in verilog FPGA divider and 74LS138 and D flip-flop modules.
Experiment04
- 浮点数的除法器的Verilog 源代码,使用Quartus II开发环境编写,塞琳思的ISE可能打不开-floating-divider s Verilog codes,can be opened by Quartus and not by ISE
xunfachufaqi
- 从原理到实现的循环除法器的Verilog代码-Circular divider from the principle to the implementation of the Verilog code
Lab14_count3a
- 8分频器的设计与实现.8分频器的真值表,其最高位q2的输出就是对输入信号的8分频。本实验中用Verilog来实现。-Design and implementation of.8 8 frequency divider divider of the truth table, output the highest bit Q2 is the input signal frequency of 8. Use Verilog to achieve in this experiment.
clockdiv_teste
- Clock division program write in Verilog with selected divider (32 bits)
dpll
- 用verilog编写的全数字锁相环,包括鉴相器,模K计数器,加减脉冲模块和分频模块,都经过验证-verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider
run_led
- Xilinx FPGA, ISE工程文件,Verilog语言实现流水灯,设计了分频器,可精确到点亮时间为一秒,可控制流水灯左右移位方向-Xilinx FPGA, ISE project file, Verilog language water lights, designed divider, accurate to one second light time, you can control the direction of light water left shift
IntegerDivider
- 整数除法器 无负数复数 期末项目 verilog-integer divider
traffic
- 基于Verilog的交通灯,包含分频器模块、计数模块以及控制模块。状态机编写-Verilog-based traffic lights, including the divider block, counting module and a control module. Write state machine
second
- 利用Verilog HDL语言进行数字系统设计实现秒表的设计,涵盖原理图设计、文本设计以及进行波形仿真,并有对应的报告。报告中还包括BCD/7段译码集成电路74LS47仿真实验、单管分压式稳定工作点偏置电路仿真实验和8路智力竞赛抢答器电路设计-Use Verilog HDL language design and implementation of digital systems design stopwatch, covering schematic design, text, design,