搜索资源列表
sim.rar
- 通用的循环码编码器和(7,4)循环码译码器。采用VERILOG HDL编写,通过硬件验证。需使用modelsim 5.6仿真,Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
SPI3_8bit
- 一整套通用的用Verilog代码实现的SPI3接口(8bit接口)协议代码,包含ISE工程文件,本代码在Xilinx公司的FPGA上实现,并且有Modelsim仿真的源文件-SPI3 verilog code(including ISE project and modelsim code)
verilog1
- 用verilog语言编写的6分频分频计数器。分频后用来控制蜂鸣器响,也可以修改代码做成更高分频的计数器。压缩包内也包含此分频器的modelsim仿真文件-Verilog language with 6 frequency divider counter. Frequency and used to control the buzzer sound, you can modify the code to make a higher frequency counter. Compressed pac
verilog2
- 用verilog语言编写的按键消抖程序。通过下降沿检测法可以判断出是否按键。压缩包内也包含此按键消抖程序的modelsim仿真文件。-Verilog language with key debounce process. By falling edge detection method can determine whether the key. This compressed package also contains procedures for key debounce modelsim
sdram 仿真模型
- sdram 仿真模型,用于verilog代码sdram行为级仿真-sdram modelsim model
FFT288
- 本部分是128点的fft,经过了modelsim的仿真验证.里面采用了华莱士树等结构,整体结构采用2-It is 128 point fft,which has been verificated in the modelsim.In the verilog code ,we use hulaishi tree.we use 288 architecture to complete it.
ad7818_control
- 本工程是使用Verilog语言,实现了对ad7818采样芯片的灵活控制,包含了原代码和Modelsim仿真程序和仿真结构图-Write by Verilog language.It s the controllor of the ad7818.
modelsim57e
- Verilog编写仿真软件,能很好的仿真其他环境的已编译文件-modelsim
uartnew
- 好用的UART通信源码,使用Verilog 编写 在QUARTUS下完成,并用ModelSim仿真通过-Source-to-use UART communications, the use of Verilog in Quartus to complete the preparation and use of ModelSim simulation through
Examples
- 几个简单的verilog代码,推荐用modelsim工具学习-A few simple Verilog code, recommended by ModelSim tools to learn
uart_verilog
- 串口的Verilog源程序,可以用modelsim下进行仿真调试-Serial port of the Verilog source code can be carried out under the modelsim simulation debugging
adder
- verilog 加法器设计 在modelsim下方针-verilog adder
pli_socket_example_unix
- unix下C程序和modelsim中的verilog程序进行socket通信的实例代码及说明,非常实用-example code and notes of socket communication between c under unix and verilog under modelsim, it is very useful
s2p
- 一个很好的串并转换verilog代码,带有modelsim仿真文件-very good
test
- 比较两个数大小的源程序,使用Verilog编写,而且包含了测试代码部分,可用modelsim仿真得到波形-Comparison of two numbers the size of source, using Verilog write, but also contains some test code that can be used to be waveform simulation modelsim
IS61LV10248
- IS61LV10248器件的modelsim 仿真模型-IS61LV10248 Verilog model for modelsim
Verilogexmples
- 大量verilog入门级例子 适合初学者作为参考 同时附有modelsim仿真的时序代码- a large number of ofentry-level Verilog example
decoder
- 3_8译码器 verilog代码 modelsim仿真-3_8 verilog code in modelsim simulation decoder
I2C
- I2C总线接口的Verilog源码文件和modelsimd的测试文件-Verilog source code of I2C bus interface and testbench code of modelsim.
dpll
- 本文介绍了锁相环路的基本原理,并着重分析了数字锁相环的结构、原理。利用Verilog语言对数字锁相环的主要模块进行了设计,并用Modelsim软件进行仿真。最后给出了整个系统的仿真结果,验证设计的正确性,并在现场可编程门阵列FPGA上予以实现-dpll