搜索资源列表
code
- 用Verilog写的采用LSM算法的自适应性FIR滤波器,有testbench和主体代码,亲测可用-Written using Verilog LSM algorithm using adaptive FIR filters, and the body has testbench code, pro-test available
uart_tb
- Uart testbench in SV
mem
- 一种用于测试SRAM阵列的MARCH-C算法;使用Verilog语言描述,包括SRAM模块、MRACH-C算法还有testbench-An algorithm for MARCH-C test SRAM array using Verilog language descr iption, including SRAM module, MRACH-C algorithms as well as testbench
spdif_verilog
- 数字音频接口spdif ip core,verilog语言编写,带有testbench-spdif verilog ip core
1.2Register-VHDL-and-testbench
- 用d type flip flop 改成的n bit 的寄存器,分别用到了同步和异步2种方式-With d type flip flop into the n bit registers were used in the synchronous and asynchronous 2 ways
1.4RCA
- 由full adder 组成的RCA adder,并且用behavior和structure两种方式写成带有testbench-RCA adder composed by a full adder, and with behavior and structure with a testbench written in two ways
AT510-BU-98000-r0p0-00rel0
- CORTEX-M0处理器官方公开的源代码包!采用模糊网表生成,不可读但可综合可仿真可流片,还有testbench示例,很宝贵的资料!-CORTEX-M0 processor officially open source code package! Netlist generated by fuzzy, unreadable but comprehensive simulation can be taped, as well as testbench example, very valuable
lab1
- 初步掌握ModelSim的使用方法,了解TestBench的编写,Verilog HDL的层次设计方法/参数设置、参数传递方法.-Preliminary master the use of ModelSim understand TestBench preparation, Verilog HDL level design methods/parameters, parameter passing methods.
AES
- AES加解密Verilog HDL源代码,具体的算法参照相关书籍,里面含有testbench-AES encryption and decryption Verilog HDL source code, reference books specific algorithm, which contains testbench
CA-code
- 生成CA码verilog代码,quartusII开放环境,含源代码和仿真文件(波形、testbench)-CA generated code verilog code, quartusII open environment, including source code and simulation files (Waveform, testbench)
jtag_memory_v0.12
- JTAG调试接口与testbench,附加memory模块并支持cpu和wishbone-JTAG TAP with Controller and testbench ,and an addition of block memory and the potential support of cpu and wishbone
add_verilog
- 2位全加器,实现全加器的功能,有近位的加法,输出也有近位,还有testbench,进行验证,验证通过-Two full adders, to achieve full adder function, nearly bit adder, there are nearly bit output
UVM_TEST
- UVM 的 入门实例,一个完整的能够跑通的实例。其中包括DUT代码,Testbench代码,还有搭建过程说明。很适合用来学习UVM入门。-This paper describes an approach to using Accellera s UVM, the Universal Verification Methodology, for functional verification by mainstream users. The goal is
pinlvjitest
- 数字频率计的testbench测试程序,和数字频率计配合使用,该程序实现对输入信号和测试信号的提供。-Digital frequency meter testbench testing procedures, and the digital frequency meter with the use of the program on the input signal and the test signal is provided.
seq_detector
- 3比特的任意二值序列检测器(例如101、110、001等)。从任意序列中检测出三比特的序列。包含VHDL源码以及testbench测试源码程序。-The 3-bit binary sequence of any detector (e.g., 101,110,001, etc.). A three-bit sequence is detected from an arbitrary sequence. Includes VHDL source code and testbench test so
lab1
- apb transactions with DUT, testbench including interface test cases , top
all-pole_filters_latest.tar
- All polar vector and its vhdl code with testbench
Sawtooth_Wave
- verilog写的锯齿波程序,基于DDS原路的。内含testbench仿真文件。功能十分强大-verilog write sawtooth program, based on the same route of DDS. Embedded testbench simulation files. Is very powerful
fifo
- fifo的testbench,简单的测试文件,非常适合学习-the testbench of fifo
Arbitrary-_odd_-frequency_VHDL_code
- 任意奇数分频的VHDL代码和testbench测试VHDL代码,经过ISE的ISim仿真工具测试,模块功能准确有效,特此分享!-Arbitrary odd frequency of VHDL code and test VHDL testbench code, after the ISE ISim simulation tool to test module functions accurately and effectively, would like to share!