搜索资源列表
SDRAM_0
- verilog写的sdram控制测试程序,测试成功了,可以直接在飓风2上跑-sdram verilog write control testing procedures, the test is successful, you can run directly on the Hurricanes 2
8-bit-RISC_CPU
- 8位RISC_CPU设计的verilog源码以及工程文件、测试数据文件。在modelsim 10.1d下验证成功,打开工程文件即可使用。-8 RISC_CPU design verilog source code and project files, test data files. In modelsim 10.1d validation is successful, open the project file can be used.
S16_ADC
- 用Verilog HDL语言编写的AD转换器,可以再Xilinx芯片实现,用ISE软件环境下开发-Using Verilog HDL language AD converter, you can then Xilinx chip, with the ISE software development environment
verilog8B10B
- 8b10b编码方式,verilog语言实现,有测试程序。能成功编码。没有环回验证,读者可自行编写环回验证测试程序。-8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.
motor2
- Verilog编程实现步进电机的单双八拍的四路脉冲信号。采用28BYJ-48步进电机(驱动ULN2003)验证可以实现其正反转。-Single and double eight four-shot pulse signal Verilog Programming stepper motor. Using 28BYJ-48 stepper motor (driver ULN2003) verification can achieve its inversion.
dss_201403
- 使用verilog编写的,测试用多路串口通信信号源,用于fpga产生多路测试用串口信号,配置外围电平转换电路可以设计一个多路可编程数字信号源-Use verilog written, multiple serial communication test signal source for generating multiple test fpga serial signal, configure the external level shifting circuitry can design a
FPGA-chaoshengbo-
- fpga 超声波测试 verilog源码,测试可用,也可当参考-fpga verilog source of ultrasonic testing, the test is available, it can be used as a reference
run_led
- Xilinx FPGA, ISE工程文件,Verilog语言实现流水灯,设计了分频器,可精确到点亮时间为一秒,可控制流水灯左右移位方向-Xilinx FPGA, ISE project file, Verilog language water lights, designed divider, accurate to one second light time, you can control the direction of light water left shift
FPGA00Verilog
- 该文件能够用verilog语言实现FPGA与电脑的串口通信,高效准确。-This file can use verilog language implementation of FPGA and computer serial port communication.
asyn_fifo
- 本文同步FIFO为TPRAM(两端口RAM,一读一写)。有详细verilog 程序以及说明-FIFO divided by clock domain can be divided into synchronous and asynchronous FIFO FIFO, FIFO read and write only one clock synchronous, asynchronous FIFO read and write were a clock. FIFO divided by
SRAM_WR
- 本人自己经过实践检验的SRAM读写器,用Verilog编写的,可以作为FIFO使用。-I own proven SRAM reader, using Verilog prepared, can be used as a FIFO.
TLB
- 用verilog语言实现了快速线性列表的查找,程序实现了一个基本框架,下载下来可以添加新内容-Using verilog language to achieve a fast linear list to find the program implements a basic framework, you can add new content downloaded
Adder_Array
- 用verilog 实现了一个加法器阵列的计算,32位,位数可以扩展。-Verilog achieved by calculating an adder array 32, the median can be extended.
DE1_D5M
- // --- --- --- --- --- --- --- --- --- --- --- -- // Copyright (c) 2007 by Terasic Technologies Inc. // -------------------------------------------------------------------- // // Permission: // // Terasic grants permission to use and mod
Sum
- 实现加法器功能的简单verilog代码,可以为初学者提供学习。-Achieve a simple verilog adder function code can provide learning for the beginners.
uart_io_test
- verilog实现的uart,在icore2上能测试,代码是特权同学的,我修改了波特率部分。复位部分-verilog achieve uart, on icore2 can test the code is the prerogative of the students, I modified the baud section. Reset section
cic_cq
- 在altera平台用verilog硬件描述语言实现cic抽取滤波,包含完整的工程代码,已经仿真通过,可以直接用于实践-In the Altera platform using Verilog hardware descr iption language CIC decimation filter, contains the complete project code, has been adopted by simulation, can be used directly in practice
cic_cz
- 在altera平台用verilog硬件描述语言实现cic插值滤波,在modelsim软件中仿真通过,包含完整的工程代码,可以直接下载到FPGA中运行-In the Altera platform using Verilog hardware descr iption language CIC interpolation filter, through the simulation in Modelsim software, including the complete project co
ds18b20
- 在altera的FPGA上使用ds18b20温度传感器制作数字温度计,并用数码管显示。使用的语言为verilog,包含全部工程与文件,可以直接使用。-Making use of DS18B20 digital thermometer temperature sensor in the Altera FPGA, and digital tube display. The language used for the Verilog, including all the projects and fi
PWM_music
- 在altera的FPGA平台上,使用verilog语言实现蜂鸣器的音乐,内含乐谱理论和verilog实现的FPGA奏乐代码与工程,已经测试通过,可以直接下载到FPGA运行,蜂鸣器播放音乐。-In the Altera FPGA platform, using Verilog language to achieve the buzzer music, FPGA music code and engineering including music theory and implementation