搜索资源列表
UART vhdl代码
- 基于FPGA的异步串口通信
UART.使用FPGA的FIFO,状态机
- 使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。,The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.
uart8.zip
- 使用Libero提供的异步通信IP核实现UART通信,并附带仿真程序。UART设置为1位开始位,8位数据位,1位停止位,无校验。且UART发送自带2级FIFO缓冲,占用FPGA面积很小。,Libero provided the use of asynchronous communication IP core implementation UART communications, and incidental simulation program. UART is set to 1 to sta
UART
- 利用FPGA接受232芯片的串口数据,可以与PC进行串口通信-FPGA chip using the serial data received 232, serial communication with PC
UART
- 语言:verilog语言 功能:通过串口控制模块,实现FPGA与串口 通信。 仿真环境:modelsim 综合环境:quartus -Language: verilog language function: through the serial port control module, FPGA and serial communication. Simulation Environment: modelsim integrated environment: quartu
UART
- 基于FPGA的UART实现 用VHDL编程-The UART-based FPGA using VHDL Programming
uart
- FPGA的串口模块,实现FPGA与PC机的串口通讯。-FPGA serial modules, FPGA implementation with the PC-Serial communication.
UART
- UART通信协议的硬件描述语言代码,用与FPGA的总线接口开发-UART communication protocol of the hardware descr iption language code, using the bus interface with the FPGA development
uart_ise_vhdl
- fpga里实现 uart 经典 vhdl语言写的 ise工程文件-fpga implementation in vhdl language classic uart of ise project file
UART(FPGA)
- 基于现场可编程逻辑器件(FPGA)使用VHDL语言QuartusII实现UART通讯-Based on field programmable logic device (FPGA) using VHDL language QuartusII achieve UART communications
uart
- 基于FPGA的多调制UART的设计,相当不错,可估参考-FPGA-based multi-modem UART design, very good reference to assess
uart
- uart-universal aynchronious reciever and transmitter used to connect the pc and fpga to pass the data
fpga
- fpga数字电子系统设计与开发 ISE I2C UART usb vga -ISE I2C UART usb vga
uart
- uart接口读写控制器,已经在fpga上测试通过-uart interface to read and write controller, has been tested by fpga
UART
- 用FPGA开发的串口通信的程序,代码是用verilog编写的,希望对大家有用!-Serial communication with the FPGA development process, the code is written in verilog and hope for all of us!
uart
- FPGA中的UART模块,调试通过的哦!!希望对大家有所帮助,呵呵。。。我用的是quartus7.2版本编写的,当然也有些copy网上的-FPGA in the UART modules, debugging through the Oh! ! We want to help, Hehe. . . I use the quartus7.2 version of the written, of course, also some copy online
uart
- FPGA基于串口指令的多电机闭环调速系统-FPGA based multi-port instruction Motor Closed Loop System
FPGA-UART
- 该资料是实现VHDL的串口通信(UART),RS232接口协议,-VHDL implementation of serial communication
UART
- xilinx官网提供的VHDL,UART串行通信模块,肯定好用,官方提供-xilinx official website provides VHDL, UART, FPGA communication module is certainly easy to use, official
FPGA_UART
- 用Verilog语言实现的FPGA UART独立收发模块 思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond. 功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。-Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA