资源列表
DS1302
- 基于VerilogHDL编写的时钟管理芯片DS1302实验开发程序。-VerilogHDL prepared based on clock management chips DS1302 experimental development program.
85375524AGC
- Matlab agc 实现 用verilog 编写的的 供参考 AGC 电路增益-Matlab agc prepared to achieve the supply with verilog reference AGC circuit gain
VHDL_Testbench
- Altera官方的VHDL_Testbench教程,想学怎么写Testbench的话,强烈建议看一看。(英文的文档,不过都不难。耐心看完吧!)-Altera official VHDL_Testbench tutorial, want to learn how to write Testbench, then strongly recommended that a look. (English document, but are not difficult. The patience to re
shepinreliao
- 此为基于FPGA的射频热疗系统的设计,包括温度测量模块,指定温度设计模块,模糊控制器模块,温度显示及分频模块等。-This FPGA-based design of radiofrequency hyperthermia system, including the temperature measurement module, the design of modules specified temperature, the fuzzy controller module, temperature
AD9954_test
- AD公司DDS芯片AD9954的Verilog测试程序-VerilogHDL test program of DDS chip--AD9954 ,producted by AD company
EP2C-SOURCE_CODE
- 有關於EP2C的一些程序(EX:I2C,FLASH,IRDA,MUSIC,LED,LIGHT,SRAM,UART,PS2,SPI )-EP2C on some of the procedures (EX: I2C, FLASH, IRDA, MUSIC, LED, LIGHT, SRAM, UART, PS2, SPI)
stopwatch
- 基于Xilinx Spartan3E的秒表,能实现计时两次的功能-Based on the Xilinx Spartan3E stopwatch, time to achieve the functions of the two
seri-para
- 串行数据经过串并转换成4位并行数据输出,而后再经过并串转换成串行数据输出,输出与输入相同,只是有延时-After the serial data string and convert it into a 4-bit parallel data output, and then convert the string through and the serial data output, the output and input the same, but delayed
spi
- SPI总线接口的verilog源码,包含仿真模块modelsim 和 quartus 工程。本人测试通过。-SPI bus interface in verilog source code, including the simulation module modelsim and quartus project. I test.
fpgajpeg
- fpga实现图像的压缩,适合初学者,很快了解图像压缩和verilog-fpga to achieve image compression, suitable for beginners, will soon understand the image compression and verilog
ahb_ram
- AHB接口的ram控制器,可靠性非常强。除了两个周期内发生读到写或写到读的极限情况(一般处理器设计中不会有这种传输方式),其他传输方式完全没有问题-AHB interface ram controller, reliability is very strong. In addition to occurring in two cycles read or write read write the limit (usually processor design will not have such
PWM
- LPC1768 PWM脉宽调制,源码。-LPC1768 PWM pulse width modulation , the source code.