资源列表
8051VHDL
- 一个C8051 内核的VHDL程序源代码-C8051 core of a VHDL source code
ccpu
- 这个是用VERILOG做的一个8位功能很弱的CPU-this is a done VERILOG eight functional weak CPU
pluse_delay
- 利用VHDL语言实现单稳触发电路，稳态时间为系统时钟的整数倍。-using VHDL-trigger circuit stability, steady time for the whole system clock several times.
vhdlprogram
- 用复杂可编程逻辑器件(CPLD)实现的数字钟控系统-with complex programmable logic devices (CPLD) with a digital clock control system
FIR_1
- FIR滤波器的verilog实现，实现6级流水线的程序设计。-FIR filter Verilog, has implemented six lines of program design.
TI6713DSKVHDL
- TI6713浮点DSP的DSK的VHDL。比较全面。可以编译运行。-TI6713 floating-point DSP DSK VHDL. More comprehensive. Compiler can run.
n_dc_motor
- vhdl实现的直流电机控制器 通用程序 对不同fpga/cpld，可能需要修改部分源代码。-VHDL achieved DC Motor Controller General of different procedures they simply / cpld. may need to amend some source code.
source_verilog
- verilog shi 实现的加法器（8位）适用于初学asic -Verilog realized Adder (8) applies to beginners blends
sdramcore
- sdram控制的内核，高手编的，已经调试过了，没有错误-SDRAM control of the kernel, the top series, has been tuned, no errors
air_controller
- 此为一个空调控制器，是利用FPGA来实现的，他能够完成对室内温度的调节。-this as an air-conditioning controller, is to use the FPGA to realize that he can complete the indoor temperature adjustment.
MAX_II_board_schematics
- Altera MAX II 开发板原理图-Altera's MAX II development board schematics
CPLD_CCD
- 实现基于CPLD的CCD采集系统设计源码-based CPLD CCD Acquisition System Design FOSS