资源列表
ClockDiv
- 本程序以XILINX公司的ISE8.2为开发平台,采用VHDL为开发语言,实现了对一个时钟信号分频的功能-the procedures to XILINX ISE8.2 for the development platform VHDL used for the development of language, the right to achieve a clock frequency of the signal function
decoder24
- 本程序以XILINX公司的ISE8.2为开发平台,采用VHDL为开发语言,实现了一个简单的译码器,适合处学者-the procedures to XILINX ISE8.2 for the development platform VHDL language for the development and achieve a simple decoder, the Department for scholars
fulleradder
- 本程序以Modelsim为开发平台,采用VHDL为开发语言,实现了简单的全加器.适合初学Modelsim的同行-Modelsim the procedures for the development of a platform for the development of VHDL language, achieving a simple full adder. Suitable for a novice counterparts Modelsim
calculation2
- 用VHDL语言实现0--100范围内简单计算器功能的源代码,包括加减乘除四种运算功能-VHDL 0 -- 100 within a simple calculator function in the source code. including the four arithmetic operations function
part5_update
- 2个4位二进制数相加的加法器件,其结果显示在七段译码器中-two four binary adder Addition of a few devices, and the results showed that in paragraph 107 of the decoder which
txd5
- 异步发送电路是基于MAXPLUS2软件开发的一种实用电路,已经编译成功,可使用.-asynchronous circuit is based on the development of software MAXPLUS2 a practical circuit, has been successfully compiled, can be used.
DDSsingal
- 三相直接数字频率合成器dds的VHDL源码,希望对大家有帮助-three-phase direct digital frequency synthesizers dds VHDL source code, we hope to help
counterjhiuynjf
- 很不错的交通灯 很不错哦 大家一起下载 -quite the traffic lights is pretty good, oh everyone Download
xst3_video
- 基于XILINX的XC3系列FPGA的VGA控制器的VHDL源程序。-based on the XC3 XILINX FPGA series VGA controller VHDL source.
DMADMA_fanli
- 详细介绍nios DMA范例,很有帮助的.
i2c_slave_con
- 可以支持连续读写的i2cslave源码,很适合作为master的testbench来用-can support continuous reading i2cslave source, very suitable as a master to the use of testbench
verilogzzhwfy
- 用Verilog实现QPSK中的差分,扰码,串并,解差分,解扰码,解串并,用MUXPLUS2进行仿真-QPSK with Verilog realize the difference, code, and serial, Xie difference, encryption codes, and solutions Series, The simulation used MUXPLUS2