资源列表
URISC
- 一个完整的带I/O和RAM，ROM的URISC,可以完成A+B/2的运算。实际上，通过对ROM的手工编程，可以实现8为数据的加减乘除，已经更加复杂的运算。-An ultimate URISC With I/Os, a RAM, a ROM,which can complete A+ B/2 calculations. In fact, through the ROM of the manual programming, it can do more calculations,such as A+
LCD12864_verilog
- FPGA 用VEILOG语言下写的LCD12864的驱动。已经调试通过！-FPGA with the language' s written LCD12864 VEILOG drive. Has been debugged!
mppt_mod
- maximum power point tracking system (MPPT) VHDL code with testbench
TCM
- Trellis coded modulation(TCM) VHDL code
xhdl_4.1.4_demo_patch
- this is X-HDL Crack. support xhdl_4.1.4
fpga1244131245d
- 基于FPGA的FIR数字滤波器的设计与实现。滤波器设计参数可实现17阶和32阶线性相位FIR滤波器-FPGA-based FIR digital filter design and implementation. Filter design parameters can be achieved on 17 order and 32 order linear phase FIR filter
program
- 1/100s计时器的FPGA实现，本设计的计时器能实现显示最长计时时间为1分59.99秒，且精度大于1/100s，计时器能显示1/100s的时间.-1/100s timer FPGA, the design of the timer to achieve the longest time show time of 1 minutes, 59.99 seconds, and the precision is greater than 1/100s, 1/100s timer can display
Clocking-resources-Spartan-6
- CLOCK RESOURCES FOR SPARTAN 6 LX150T.
fpga
- quartus 难得一见的中文教程，fpga必读-quartus rare Chinese tutorial, fpga Required
NIOS-IP
- NIOS外围IP使用指南,NIOS外围IP使用指南，NIOS外围IP使用指南-NIOS peripheral IP Guide
ad-ram
- ad采样 通过fpga 传输给ram-ad fpga ram verilog
LCD_CLOCK
- 用1602液晶显示的数字电子钟，并且可以用按键开关调整时间，日期，星期。-1602 LCD display with digital electronic clock, and the key switch can be used to adjust the time, date, week.