资源列表
SD_verilog.用了硬件描述语言Verilog在完成对SD卡控制器的编写
- 该代码，只用了硬件描述语言Verilog在完成对SD卡控制器的编写，经济实用,The code, only the hardware descr iption language Verilog in the completion of the SD card controller to prepare, economical and practical
UART.使用FPGA的FIFO，状态机
- 使用FPGA的FIFO，状态机，乒乓操作等实现了异步UART。,The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.
Sdram_Control_4Port.Verilog写的sdram的控制器
- 已经验证可用。此代码为Verilog写的sdram的控制器，可以由用户的使用而加载到自己的项目中自行开发。,Have verified that is available. This Verilog code written sdram controller, can be loaded into the user' s use of their own self-developed projects.
learn_dds.基于quartus ii 9.0的简易dds波形发生器
- 基于quartus ii 9.0的简易dds波形发生器，可以产生正弦，方波，三角波，可变幅，可变频。非常适合学习使用，使用时请按自己的芯片和引脚设置,Quartus ii 9.0 Based on dds simple waveform generator can produce sine, square, triangle wave can be amplitude, frequency can be. Very suitable for learning to use, when used
shift_register.用Verilog实现的移位寄存器
- 用Verilog实现的移位寄存器，可以实现左移、右移等功能,Using Verilog implementation of the shift register, you can achieve the left, shifted to right and other functions
shifter.实现串行数据与并行数据的转换
- 8位双向移位寄存器: 实现串行数据与并行数据的转换,移位寄存数据功能的,8-bit bi-directional shift register: the realization of serial data and parallel data conversion, data storage function of displacement
任意维矩阵求逆的verilog实现方式
- verilog 任意维矩阵求逆的verilog实现方式,Verilog arbitrary-dimensional matrix inversion methods to achieve the Verilog
两路十字路口的交通灯控制的VHDL源码
- 两路十字路口的交通灯控制的VHDL源码，毕业设计，,Two-way traffic lights at the crossroads of the VHDL source code control, graduation design,
encode_t tlk2201发射接收源码
- tlk2201发射接收源码，8b10b编解码器，实现千兆速率收发。可用于视频光端机接收发射处理串并变换。-tlk2201 transmitting and receiving source, 8b10b codec to achieve gigabit rate transceiver. Optical receiver can be used to transmit video processing strings and transform.
Viterbi_IP.rar
- viterbi译码器的IP核，可以直接编译使用,viterbi decoder IP core, the compiler can directly use
FPGA-LCD12864v.rar
- FPGA驱动LCD12864显示，可显示图形和文字，显示内容可根据实际情况而定,FPGA-driven LCD12864 show that can display graphics and text, display content can be determined according to the actual situation
FIFO_EMIF.rar
- 实现FPGA通过EMIF总线给DSP定期发送数据的功能,FPGA implementation through the EMIF bus regularly send data to the DSP function