资源列表
VHDL_pinlvji
- 频率计的VHDL实现,使用10K20,包括顶层电路图,测频范围:1Hz--10MHz-frequency of VHDL, use 10K20, including top-level circuit, measuring frequency range : 1Hz -- 10MHz
VHDL_8X8led
- 8X8点阵的VHDL实现,使用10K20,包括顶层原理图-8X8 lattice of VHDL, use 10K20, including top-level schematic diagram
LED47DISP
- 4-7segment led display Verilog code. Implemented at Stratix EP1S25 DSP development board.-4-7segment led display Verilog code. Impl emented at Stratix EP1S25 DSP development boar d.
fftvhdl
- FFT设计源码:一个FFT设计的VHDL源文件,供参考-FFT design source : an FFT VHDL design source for information
diexing
- VHDL编写的蝶形变换,可用于FFT变换-VHDL prepared by the butterfly transform, FFT can be used to transform
Open_Verilog_International_-_VERILOG-HDL_PLI_Refer
- pli的文档资料,是cadence出的,详细介绍了pli的使用方法-pli document, the cadence is introduced in detail the use pli
TFT_LCD_IP
- TFT_LCD控制电路CPLD_IP设计-certified CPLD_IP control circuit design
dds-design
- DDS design with vhdl language.
8b10b_Decoder
- 应用VHDL设计的8b10b解码器源文件,实现高速的串行数据传输。-application VHDL design 8b10b decoder source, the realization of high-speed serial data transmission.
8b10b_Encoder
- 应用VHDL设计的8b10b 编码器,对串行数据的高速传输有用。-application VHDL design 8b10b encoding device to the high-speed serial data transmission useful.
S1_38yima
- 1、本程序模仿3/8译码器的功能 2、由拨码开关输入,led输出。-1, the procedures imitate 3 / 8 decoder function 2, code switching from the allocation of import, export led.
chip1
- CPLD的程序,分频,微分等,应用于DPLL -CPLD procedures, frequency, differential, etc. can be applied to DPLL