资源列表
Verilog HDL
- Programming fpga's.
verilog add4
- 分两部分，基于verilog的四位和八位加法器设计，用synopsys的VCS仿真工具进行功能仿真，掌握基本的makefile编写以及linux操作。(Divided into two parts, four and eight adder based on verilog design, function simulation with synopsys VCS simulation tools, master the basic makefile writing and Linux.)
fifo
- 基于verilog HDL的fifo设计与测试，包含设计与测试代码，以及简单的makefile编写。整个平台是基于linux操作，仿真平台是基于SYNOPSYS的vcs工具。(Based on verilog HDL fifo design and testing, including the design and test code, and simple makefile.The platform is based on Linux operating, the simulation pla
NandFlash VHDL程序
- VHDL编写的用于FPGA的NandFlash程序，包括ECC校验和时钟等，希望可以帮助到大家
万年历
- 基于FPGA的数码管显示，万年历，包括时分秒年月日的现实(Calendar FPGA digital tube display, based on reality, and the date of the time)
FPGA_VGA
- Vivado下采用Verilog语言实现VGA显示(Implementation of VGA display in Verilog language under Vivado)
3420_PCB
- kjdowjf[jms;ldkm,k;lkc ;lks; jfjk;lkj dwf
8. FILTER
- DIGITAL FILTER GUI matlab
5.44业务配置
- 是一种常用的router acl配置，就是一种常用的router acl配置(It's a common router ACL configuration, a common router ACL configuration)
BluetoothApis
- dsaf,sdv,fsdj,hva,dj lbw,jbwdhv,bjOFVUOVWHCJVB,ohjvcadshjvah,xvhasvah,vcsdhck(dsv,dsjhdfasd,daokhvapHFUWP,FDKAJNDBVHIIHCNDSJ,sandiwv)
an495_design_example
- ALTERA ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.
an496_design_example
- MAX II that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some. ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.