资源列表
自动打铃系统
- 自动打铃系统,在MAXPLUS平台下动行,能实现计时、打铃控制等功能。 -automatic bell system, the Converter Platform animal, able to plan, a Bell controls.
VHDL 的实例程序,共44个
- 经典VHDL 的实例程序,共44个!要下载的尽快-classic examples of VHDL, with a total of 44! To download as soon as possible
PLI
- VCS下编译通过的PLI的实例,包括功能仿真,和可综合代码-VCS compiled under the pli example, including the functional simulation, and integrated code
fifo1616
- FIFO先入先出堆栈,包括三个子程序,可根据需要选择-FIFO first in-first stack, including three subprogram, according to choose
RISC8.ZIP
- 简单的一个8位RISC,Verilog HDL代码,类型为pic16c57-a simple eight RISC, Verilog HDL code, the type of pic16c57
micro uart
- 硬件uart源程序verilog HDL,即相关文档-hardware UART Verilog HDL source, that the relevant documents
八位的伪随机数产生的verilog文件
- 八位的伪随机数产生的verilog文件linear-feedback-shift-register-eight pseudo-random number generator in Verilog document linear-feedback - shift-register
数据选择器vhd源代码
- 数据选择器,半加器,3-8译码器vhd源代码。是最近学校的实验内容。我要成会员,所以都发上来供大家参考。-data selection, half-adder ,3-8 decoder vhd source code. Recent experimental schools content. I want to become members and therefore has made onto for reference.
CPUverilog
- pic cpu source code. it is writed in the verilog source code. it can work on the 40Mhz high speed.
Verilog DHL数字钟
- 用Verilog DHL语言编写的一个数字钟程序,除了基本计数,还具有校时,闹钟功能-Verilog language used in the preparation of a digital clock procedures, in addition to the basic count, but also with school, an alarm clock
control step motor
- 步进电机控制,控制器,控制电机的VHDL源程序-stepper motor control, controllers, motor control VHDL source
Digital_030423
- 服务器的的板在载控制器的AHDL程序,包括原理图编译,用在EPM7128上(CPLD).-server board controller is contained in the AHDL procedures, including schematic compiler, the use EPM7128 (CPLD).