搜索资源列表
MIIinterface
- MII接口1转2处理，可以实现在serdes上方便传输MII。
s2p.rar
- 串并转换功能，采用VERILOG语言编写，包括测试文件，与大家分享，供大家参考,SERDES function, the use of language VERILOG, including the test documents to share with you, for your information
DK-ECP3-SERDES-010
- 为verilog 的SERDES 使用程序。可以实现高速串行接口数据通信，时钟还原。-Verilog program for the use of the SERDES. For high-speed serial interface data communications, clock restoration.
RX
- 1路视频光端机的接收端，VHDL源码，使用全FPGA芯片的硬件，内建解帧、时钟、DESERDES-PDH a video of the receiving end, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
TX
- 1路视频光端机的发射端，VHDL源码，使用全FPGA芯片的硬件，内建成帧、时钟、SERDES-The launch of a video PDH client, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
Design_of_a_6.25_Gbps_Backplane_SerDes_with_TOP-do
- SerDes自顶向下的设计方法流程，包括接收机、发射机、均衡技术、时钟恢复技术-SerDes top-down design methodology process, including receivers, transmitters, equalization, clock recovery techniques
cdma-matlab
- 用matlab程序模拟实现cdma系统的整个过程。包括并串、串并转换，m序列的产生，直接扩频、解扩，qpsk的调制解调，载波调制解调等。-Matlab simulation procedures used to achieve the whole process of cdma systems. Including and string SERDES, m sequence generation, direct spread spectrum, despreading, qpsk the mod
readme_vhd
- VHDL串并转换源程序，可以实现信号在串行和并行间的转换。-SERDES VHDL source code, you can achieve signal at between serial and parallel conversion.
LVDS_Serdes_list_FPGA1
- FPGA之间的LVDS传输，采用serdes接口，传输速率达到400m-LVDS transmission between the FPGA using serdes interface, transfer rate up to 400m
74595
- 串并转换仿真，内有详细说明和仿真波形，能够成功运行-SERDES simulation
auk_sdsdi
- 用于FPGA设计的代码（Verilog代码），在FPGA设计中的高速串并转换，时钟提取，对齐处理等功能-for FPGA design ,written by Verilog HDL the functions include SERDES , CDR and so on
MAIN_RX_V10
- 8路视频光端机 接收侧 VHDL源码，使用了千兆以太网SERDES芯片，基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
F7-2VT-1DR
- 2路视频光端机的，VHDL源码，使用全FPGA芯片的硬件，内建成帧、时钟、SERDES-2-way video PDH' s, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
SERDES
- 基于Verilog的串并转换器的设计与实现，采用两种不同的方案来实现串并和并串转换的功能，并用ISE软件仿真以及chipscope的调试-Verilog-based serial and parallel converter design and implementation of two different programs to achieve the string and and and string conversion functions, and use the ISE softwa
SerDes-Architectures-and-Applications
- 关于lvds四种串行解串器的架构和应用的详细介绍和讨论，非常适合初学者使用-About lvds of four serial SerDes architecture and applications presented and discussed in detail, ideal for beginners
8b10btest
- lattice fpga serdes接口程序-lattice fpga serdes interface program
latticeECP3-serdes-test-code
- lattice ECP3系列高速FPGA serdes测试代码-lattice ECP3 series high speed serdes test code
LatticeECP3_SERDES_PCS_使用指南
- LatticeECP3 SERDES/PCS 使用指南(LatticeECP3 SERDES/PCS usage guide)
serdes verilog 仿真模型
- serdes verilog 仿真模型 20位输入输出
serdes均衡器DFE
- serdes均衡器DFE,matlab 仿真代码