搜索资源列表
-
0下载：
sdram controller.verilog
-
-
0下载：
基于FPGA的SDRAM控制器Verilog代码，开发环境为Quartus6.1，控制SDRAM实现对同一片地址先写后读。,FPGA-based SDRAM controller Verilog code, development environment for Quartus6.1, control of SDRAM to achieve the same address one after the first time to write.
-
-
2下载：
Altera DDR SDRAM控制器完整Verilog代码包，包括Verilog源代码，Doc说明文档，仿真DDR芯片模型，仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, descr iption documents, DDR verilog model and simulation testbench are all included.
-
-
0下载：
SDRAM控制器的Verilog源代码，主要用于SDR-SDRAM-SDRAM controller
-
-
2下载：
SDRAM控制器源码，内含完整的控制器verilog源代码和测试代码，超值哈。-This readme file for the SDR SDRAM Controller includes information that was not
incorporated into the SDR SDRAM Controller White Paper v1.1.
-
-
1下载：
SDRAM控制器，Verilog代码编写，让你快速了解SDRAM的读写时序。包含Modelsim仿真工程和学习笔记-SDRAM controller, Verilog coding, allows you to quickly understand the SDRAM read and write timing. Modelsim simulation engineering and contains study notes
-
-
0下载：
SDRAM控制器，Verilog代码编写，让你快速了解SDRAM的读写时序。包含Modelsim仿真工程和文档-SDRAM controller, Verilog coding, allows you to quickly understand the SDRAM read and write timing. Modelsim simulation engineering and contains study notes
-
-
0下载：
SDRAM 控制器的Verilog代码
经过综合验证过的.无截压密码-SDRAM controller Verilog code comprehensive test after all. No cut-off pressure Password
-
-
0下载：
标准SRD SDRAM控制器参考设计，altera提供
Verilog代码,带有使用手册，大家试试交流一下
-Standard SRD SDRAM controller reference design, altera provide Verilog code, with user manual, we try to exchange some
-
-
0下载：
基于Verilog的完整SDRAM控制器时序代码-Based on a complete Verilog timing SDRAM controller code
-
-
0下载：
Altera 官方提供的SDRAM控制器,verilog的-SDRAM controller provided by Altera in Verilog HDL
-
-
0下载：
使用Verilog实现基于FPGA的SDRAM控制器-The use of Verilog for FPGA-based SDRAM Controller
-
-
0下载：
xilinx的ddr sdram控制器文档-xilinx of ddr sdram controller documentation
-
-
0下载：
This code is a SDRAM Controller IP Core for FPGA to interface with SDRAM Memory.
This code is Verilog.
This code is based Xilinx FPGA Playform.
-
-
0下载：
基于AMBA总线的DDR2 SDRAM控制器研究与实现-AMBA bus-based Research and Implementation of DDR2 SDRAM Controller
-
-
1下载：
双端口SDRAM控制器，将SDRAM虚拟成两个端口，已经在ALTER DE2开发板的硬件上验证通过，采用Verilog HDL语言编写。-Dual-port SDRAM controller, SDRAM virtual into two ports, have ALTER DE2 development board hardware verification by using the Verilog HDL language.
-
-
0下载：
通过 UART 读写 SDRAM verilog 源代码
通过 UART 的接口发送命令来读写 SDRAM
命令格式如下：
00 02 0011 1111 2222
00： 写数据
02： 写个数
0011： 写地址
1111 2222： 写数据， 是 16 bit， 每写完一个数据，向串口发送 FF 回应；
输出： FF FF
01 03 0044
01: 读sdram
03： 读的个数
0044: 读的地址
输出： xxxx xx
-
-
0下载：
DDR SDRAM控制器verilog代码及中文说明文档-DDR SDRAM controller verilog code and documentation
-
-
0下载：
This SDRAM controller is useful for SDR_SDRAM IC's can be integrated with the verilog code. The code is developed for the altera FPGA's and it can be ported to other FPGA's easily. The code is verified with terasic DE2-115 board and DE2 boards.
-
-
0下载：
Introduction
Synchronous DRAMs have become the memory standard in many designs. They provide substantial advances in
DRAM performance. They synchronously burst data at clock speeds presently up to 143MHz. They also provide
hidden precharge time and t
-
