资源列表
ad1674
- `高速AD1476 驱动程序 应用于高速AD(模数转换)与单片机接口-`AD1476 high-speed driver used in high-speed AD (analog-to-digital conversion) and single-chip interface
Spartan6
- spartan6 FPGA芯片的电路设计 Orcad原程序 公司内部文件 请下载的注意 仅供学习,不要用于商业 -the design of Spartan6 FPGA circuit. it is biult in Orcad.
duozhouqiCPU
- VHDL 多周期CPU设计。基于Quartus II平台-VHDL design of multi-cycle CPU. Quartus II-based platforms
turbo
- turbo的VHDL代码 比较好啊 易后大家多多交流啊-Comparison of the VHDL code for turbo Well you lot of the easy exchange of ah
CJQ-V1.0-fpga
- 主要实现采集电网信号的功能,源码包括控制AD7606进行AD转换,其次实现FT3数据的传输,包括转为曼彻斯特编码-Collecting grid signal to achieve the main function, including control of AD7606 source for AD conversion, followed by the realization of FT3 data transmission, including to Manchester encoding
FIFO
- 用verilog实现异步FIFO,代码中有两个模块,使用时注意顶层模块和底层模块,用quartus2即可打开直接使用。-Verilog using Asynchronous FIFO, the code has two modules, when the attention of top-level module and the bottom module, with direct access to open quartus2.
CRC_32
- 用verilog语言实现的的的32位CRC生成与检验的代码-The 32bits CRC using hardware describe language of verilog
mul(FLP)
- 一个32位元的浮点数乘法器,可将两IEEE 754格式的值进行相乘-A 32-bit floating-point multipliers, can be two format IEEE 754 values multiplied
ILX509_7064
- 本文件是用CPLD(EPM7064)驱动线阵CCD(ILX509),其中包括原理图和程序-This document is a CPLD (EPM7064) driver line array CCD (ILX509), including schematics and procedures
EP1C3_12_5_RSV
- 基于FPGA的数字存储示波器,用VHDL实现的,压缩包里是Quartus工程。AD采样送进FPGA,存入SRAM后用DA在普通示波器上可以显示。-FPGA-based digital storage oscilloscope, using VHDL achieved compression is Quartus project bag. AD sample into FPGA, after SRAM into DA in ordinary oscilloscope can display.
sram_060803
- SRAM的读写代码,对SRAM进行了乒乓操作,用VHDL语言进行设计,很有参考价值,甚至可以直接复制代码来进行自己的设计-SRAM read and write code, ping-pong operation carried out on the SRAM, using VHDL language design, of great reference value, or even directly copy the code to carry out their own designs
OK-fifotest-important_low_to_high
- 高速到低速的FIFO乒乓操作,已经测试通过-Achieve the pingpang operation of FIFO