资源列表
pinlvji
- 本频率计具有测周、测频、测量占空比等基本功能,能自动换档,误差为1%-the frequency meter is measuring weeks, frequency measurement, measuring the ratio of the basic functions can automatically shift error of 1%
blaster-wh
- 自己做的Altera下载线,老早了,protel98制板。-wh-own download Altera's line, long ago, protel98 Cricket. - Wh
加法
- 测试向量波形产生:VHDL实例---加法器源程序 -test vector Waveform Generator : VHDL example -- Adder source
红绿灯控制
- 红绿灯的控制,关于红绿灯的变化顺序,计算变化时间等-traffic light control, the changes on the order of traffic lights, changes of time
FPGA_Design_Guide_Chapter1_Westor
- 可编程器件,如果有问题的可以和我直接联系-programmable devices, if a problem can be directly linked to and I
veriloghdl快速入门
- verilog hdl 快速入门,里面包含很多有用的硬件描述语言的程序-Verilog HDL Quick Start, which contains many useful hardware descr iption language procedures
booth_mul
- 一种可以完成16位有符号/无符号二进制数乘法的乘法器。该乘法器采用了改进的Booth算法,简化了部分积的符号扩展,采用Wallace树和超前进位加法器来进一步提高电路的运算速度。本乘法器可以作为嵌入式CPU内核的乘法单元,整个设计用VHDL语言实现。-a 16 to be completed with symbols / unsigned multiplication of the number of binary multipliers. The multiplier used to impr
crc_16
- 循环冗余校验,crc_16,主要运用在数字通信系统。用Verilog HDL编写。-Cyclic Redundancy Check, crc_16, mainly used in digital communications systems. Prepared with Verilog HDL.
Altera-AHDL语言设计的PCI总线Core
- Altera AHDL语言设计的PCI总线Core,很难得的PCI设计资料-Altera AHDL design Core PCI, the PCI is difficult to design information
Butterworth_IIR_Filter
- DSP中巴特沃思滤波器的设计使用Verilog编写.
Modelsim上机指导
- 一本详细讲解有关modelsim操作的教程,非常适合初学者.-a modelsim explain in detail the operation of the guides, very suitable for beginners.
final_code
- mining source code written in Verilog