资源列表
qpsk_module
- 采用Verilog语言编写了一个qpsk调制的程序-Verilog language using a modulation process qpsk
hdlc
- HDLC协议控制器,用FPGA实现的verilog源代码-HDLC protocol controller, implemented with FPGA verilog source code
fsk
- 过零检测法设计了一种FSK数字解调器,实现了对FSK数字调制信号的解调,达到了解调的目的-Zero-crossing detection method designed a digital FSK demodulator is realized on the demodulation of FSK digital modulation signals, to understand the purpose of transfer
1553B
- 1553协议控制, 1553协议控制-1553协议控制
BER_examination
- 基于FPGA的伪随机序列误码率检测,包括随机序列的发生,随机序列的接收统计。-FPGA-based pseudo-random sequence of bit error rate testing, including the occurrence of random sequence, random sequence to receive statistics.
wallace
- wallace tree 用于16位乘法器的verilog 的 wallace tree代码 -wallace tree verilog file. 16bit wallace tree adder.
DDR SDRAM Design Tutorials
- Altera公司的基于NIOSII设计DDR和DDR2内存的资料,很有帮助的,-Based on Altera' s DDR and DDR2 memory NIOSII design information, useful,
shuzishizhong
- 用verilog语言写的数字时钟程序 芯片是EP2C8Q208C8-Verilog language used to write the digital clock program chip EP2C8Q208C8
x86
- 一个开源的X86处理器的Verilog代码-Verilog source code for x86
interleaver
- 交织编码器的verilog代码实现,此外有testbench和波形。-the verilog code for the interleave encoder, with the testbench code and waveform screen print.
SERDES
- 基于Verilog的串并转换器的设计与实现,采用两种不同的方案来实现串并和并串转换的功能,并用ISE软件仿真以及chipscope的调试-Verilog-based serial and parallel converter design and implementation of two different programs to achieve the string and and and string conversion functions, and use the ISE softwa
fec_encode
- 一个有关RS(255,239)编码的代码,这是一个项目工程上的,用时可以自己修改下。-A related RS (255,239) code code, which is a project engineering, can make changes to it with the next.