资源列表
Quartus
- VERILOG AD采集程序 FIFO存储-VERILOG AD acquisition program FIFO memory
all_test_3
- FPGA芯片开发板对应器件测试程序，包括led，按键，AD/DA等多种器件-FPGA chip development board corresponding device testing procedures, including led, buttons, AD/DA and other devices
hello_sd
- 基于fpga verilog 语言和nios ii实现的spi模式下sd卡驱动，以及加入znfat文件系统的sd卡驱动，可读取sd卡内的文件。-Based on the language and under the fpga verilog realize spi mode nios ii sd card driver, and adding znfat sd card file system driver, you can read files sd card.
PCIIP-core
- 基于FPGA的PCI ip core 设计源代码，里面包含所有的fifo,状态机源代码，drives 驱动源代码。-“fifo_control.v” Module FIFO_CONTROL includes control logic for single FIFO. It consists of read and write address generation and full, almost full, empty and almost empty status generatio
verilog_cordic_core
- A highly configurable 1st quadrant CORDIC core in verilog-Details Name: verilog_cordic_core Created: Sep 14, 2008 Updated: Aug 12, 2011 SVN Updated: Mar 10, 2009 SVN: Browse Latest version: download Statistics: View Other projec
axi_ad9361_tx_channel
- 采用硬件描述语言verilog进行AD9361芯片实现的代码-AD9361 using hardware descr iption languages Verilog code that chip
fpga_DESIGN_examples
- 自己收集的常用的FPGA模块设计，大家分享啊 异步FIFO设计/伪随机序列应用设计/积分梳状滤波器(CIC)设计/伽罗华域GF（q）乘法器设计/除法器设计/常用加法器设计/常用乘法器设计/RS(204,188)译码器的设计/CORDIC数字计算机的设计-Common FPGA module design your own collection, to share ah Asynchronous FIFO design/application design pseudo-random s
walsh
- 沃尔什函数发生器工程文件，Quartus Ⅱ 13.0版本-Walsh Function Generator
cnt24
- VHDL24秒篮球倒计时,VHDL编写，实现23到0计数。quartues ii 9.1编写的。-VHDL24 sec basketball countdown, written in VHDL, to achieve 23 to 0 count. Quartues written in II 9.1.
THP
- THP算法的MATLAB程序，可以给初学者一个好的教学-THP algorithm MATLAB procedures, can give a good teaching beginners
DDS
- Verilog HDL实现FPGA的DDS功能，含有实验原理与代码程序-FPGA Verilog HDL realize the DDS function, principles and codes containing experimental procedures
FPGA
- FPGA中数字收发机设计，包括了编码解码，调制解调，串口收发-Digital transceiver design