资源列表
instmemory
- Instruction memory in VHDL
uart_rx
- Universal Asyncronos Received Transmitter
complex_mult
- Complex mult in vhdl
cordic
- CORDIC algorithm VHDL FPGA
shape
- 实现梯形滤波，对于输入为指数函数的类型。希望能够对你有帮助-tixing filter。hoping it will do help to you.
Analog-to-digital-converter
- 模数转化器，64位双精度的模拟输入值，16位数字输出-Analog to digital converter, 64-bit double-precision analog inputs, 16 digital outputs
uart0vhdl
- vhdl实现fpga和PC机的简单通信(发送),-vhdl achieve fpga and PC simple communication (transmission),
key_fun
- VHDL 软件防按键抖动程序
tb_Moteur_test
- Test Bench for an engine code VHDL for CY7C1062AV-Test Bench for an engine code VHDL for CY7C1062AV33
sumUnit
- 包含一个将二进制加法结果转换为3位BCD码的结构。以方便用七段译码器显示结果。-Convert result of binary adding to 3-digits BCD code, and thus make it easy to display the result with 7 segments decoders.
test_led
- 数码管点阵实验，在上显示数字0到9，测试点阵的功能。-Digital tube lattice experiment, shown on figure 0-9, test the function of the lattice.
data_gen
- 产生随机的prbs序列。用于receiver的测试。误码率的测试等待-Generates random prbs sequence. For receiver testing. BER test wait