资源列表
Reference Designs Docs
- ml605_BIST_pdf_xtp056_12.3 ml605_fmc_xm104_ibert_pdf_xtp091_12.3 ml605_getting_started_guide ml605_IBERT_pdf_xtp046_12.3 ml605_MIG_pdf_xtp047_12.3 ml605_multiboot_pdf_xtp043_12.3 ml605_PCIe_Gen1_x8_pdf_xtp044_12.3 ml605_PCIe_Gen2_x4_pdf_xtp045
cordic_xls_1-0
- this cordic is bravo you should redd this
S02_CH02_MIO
- xilinx zynq的mio口测试工程,内容很详细(zynq mio test,about zynq mio pin test,very useful)
UART
- 本人用verilog编写的UART协议,经测试可用。(I am prepared to use verilog UART protocol, the test is available.)
hdlsrc
- cONVERTER FROM MAT TO HDL
Mashayan
- rebuild file in check for
2mw PMSG Complete data
- ndbnfbwfnbbfwhdbfhhwdbhfhbhdhsfbubhb
51CTO下载-VerilogHDL程序设计实例详解12
- VerilogHDL 程序设计实例详解(VerilogHDL program design example detailed solution)
Greedy_snake
- 贪吃蛇,用SPARTAN6系列FPGA实现的贪吃蛇例程,用ISE14.7打开即可,Verilog语言(greedy_snake.rar The realization of the snake in the Verilog language Using ISE14.7)
an496_design_example
- MAX II that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some. ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.
an495_design_example
- ALTERA ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.ers that having account in so they can help you to get your files. But to prevent overloading and abusing; We have some.
BluetoothApis
- dsaf,sdv,fsdj,hva,dj lbw,jbwdhv,bjOFVUOVWHCJVB,ohjvcadshjvah,xvhasvah,vcsdhck(dsv,dsjhdfasd,daokhvapHFUWP,FDKAJNDBVHIIHCNDSJ,sandiwv)